CMOS NOR Gate Circuit:

Fig. 3.4 shows 2-input CMOS NOR Gate Circuit. Here, P-channel MOSFETs Q1 and Q2 are connected in series and N-channel MOSFETs Q3 and Q4 are connected in parallel.

CMOS NOR Gate Circuit

Like NAND circuit, this circuit can be analyzed by realizing that a LOW at any input turns ON its corresponding P-channel MOSFET and turns OFF its corresponding N-channel MOSFET, and vice versa for a HIGH input. This is illustrated in Fig. 3.4.

The Table 3.3 summarizes the operation of 2 Input NOR Gate.

cmos nor gate truth table

Related posts:

  1. CMOS NAND Gate Circuit Diagram
  2. CMOS Inverter Working Principle
  3. Performance of CMOS Gates
  4. Complementary Metal Oxide Semiconductor (CMOS)
  5. Gate Bias Circuit
  6. Common Gate Circuit
  7. Common Gate JFET Amplifier and its AC Equivalent Circuit
  8. Gate Controlled Switch (GCS) Circuit – Operation and Advantages
  9. Gate Turn Off Thyristor (GTO) – Symbol, Operations and Applications
  10. Insulated Gate Bipolar Transistor (IGBT)
  11. Gate Firing Converters
  12. Gate Function in Network Function
  13. Dual Gate MOSFET – N Channel Depletion Type MOSFET
  14. Short Circuit Protection Circuit
  15. Difference Between Electric Circuit and Magnetic Circuit
  16. Miller Sweep Circuit and Miller Bootstrap Sweep Circuit
  17. Bootstrapped Darlington Circuit Operation and its Equivalent Circuit