Frequency Multiplier using PLL 565:

Fig. 2.128 shows the block diagram for a frequency multiplier using PLL 565.

Frequency Multiplier using PLL 565

Here , a divide by N network is inserted between the VCO output (pin 4) and the phase comparator input (pin 5). Since the output of the divider is locked to the input frequency fi, the VCO is actually running at a multiple of the input frequency. Therefore, in the locked state, the VCO output frequency fo is given by,

By selecting proper divider by N network, we can obtain desired multiplication. For example, to obtain output frequency fo = 6 fi ,a divide by N should be equal to 6.

Frequency Multiplier using PLL 565

The Fig. 2.129 shows LM 565 IC used as a frequency multiplier circuit. The IC 7490 is a 4 bit binary counter. It is configured as a divide by 10 circuit.

Related posts:

  1. IC 565 PLL
  2. Block Diagram of Frequency Synthesizer using PLL
  3. Frequency Translator using PLL
  4. Frequency Multiplier Circuit
  5. PLL FM Detector or Demodulator
  6. AM Detection using PLL
  7. Voltage Multiplier Circuits
  8. Load Frequency Control of Isolated Power System
  9. Load frequency Control and Economic Dispatch Control
  10. Two Area Load Frequency Control
  11. Audio Amplifier Frequency Response
  12. Modulation Frequency Definition
  13. Controller Design Frequency Response
  14. Theory of Frequency Modulation and Phase Modulation
  15. Noise and Frequency Modulation
  16. Generation of Frequency Modulation
  17. Tuned Radio Frequency Receiver
  18. Sweep Frequency Generator – Block Diagram and its Workings
  19. Miller Effect in Amplifier Frequency Response
  20. High Frequency Power Supply Working Principle